

MODEL NAME : *BCV00/BCV10*

PCB NO : *LA-D991P*

BOM P/N :

Dell/Compal Confidential

Schematic Document

SKYLAKE - H

2016-06-25

Rev: 1.0 (A00)

@ : Nopop Component

CONN@ : Connector Component

R1@ / R3@ : R1/R3 CPN for CPU, GPU, PCB

EMC@ : Pop of EMI parts

M2G@ : Micron GDDR5 2G for GPU

H2G@ : Hynix GDDR5 2G for GPU

S4G@ : Samsung GDDR5 4G for GPU


M4G@ : Micron GDDR5 4G for GPU

BreakDown@ : For measure power consumption

14GT@ : 14" GPU N16P-GT

15GX@ : 15" GPU N16P-GX


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2011/08/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
Date: Thursday, August 18, 2016				Rev 0.1000
Sheet 1 of 70				



Compal Confidential

Project Code :
File Name :

Vinafix.com



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	DB block diagram	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Date	Thursday, August 18, 2016	0.1/000
				Sheet	3	of 70

Board ID	Resistor
X00	10K
X01	13.7K
X02	17.8K
X03	
A00	22.1K

USB3	DESTINATION
1	USB Conn 1
2	USB Conn 2
3	USB Conn 3 (IO Board)
4	None
5	None
6	None

USB 2.0	DESTINATION
1	USB Conn 1
2	USB Conn 2
3	USB Conn 3 (IO Board)
4	NGFF1- WLAN
5	None
6	None
7	Card Reader
8	None
9	Touch screen
10	None
11	None
12	CAMERA

DDI	DESTINATION
1	Converter
2	Converter
3	Converter

LPC	DESTINATION
LPC0	MEC1404
LPC1	DEBUG PORT

PCI EXPRESS	DESTINATION	USB3	DESTINATION
Lane 1	None	7	None
Lane 2	None	8	None
Lane 3	None	9	None
Lane 4	None	10	None
Lane 5	LAN		
Lane 6	WLAN		
Lane 7	None		
Lane 8	None	SATA	DESTINATION
Lane 9	SSD	0A	SSD
Lane 10	SSD	1A	SSD
Lane 11	SSD	N/A	N/A
Lane 12	SSD	N/A	N/A
Lane 13	None	0B	None
Lane 14	None	1B	HDD
Lane 15	None	2	None
Lane 16	None	3	None

CLKOUT_PCIE	DESTINATION	CLKOUT_PCIE	DESTINATION
0	None	10	None
1	None	11	None
2	LAN	12	GPU
3	NGFF-1 WLAN	13	None
4	None	14	None
5	None	15	None
6	NGFF-2 SSD		
7	None		
8	None		
9	None		



Symbol Note :



: means Digital Ground



: means Analog Ground



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	XDP CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Thursday, August 18, 2016
				Sheet	6 of 70
				Rev	0.1/000

[23] PEG_HTX_C_GRX_P0_15] << PEG_HTX_C_GRX_P0_15]
[23] PEG_HTX_C_GRX_N0_15] << PEG_HTX_C_GRX_N0_15]
[23] PEG_GTX_C_HRX_P0_15] >> PEG_GTX_C_HRX_P0_15]
[23] PEG_GTX_C_HRX_N0_15] >> PEG_GTX_C_HRX_N0_15]

FOUO

Review Only

+VCCIO

RH24 1

2 24.9 0402 1%

PEG_RCOMP

G2

PEG_VCOMP

D8

DM1_CRX_PTX_P0

DM1_CRX_PTX_N0

E8

DM1_CRX_PTX_P1

DM1_CRX_PTX_N1

F8

DM1_CRX_PTX_P2

DM1_CRX_PTX_N2

D5

DM1_CRX_PTX_P3

DM1_CRX_PTX_N3

J8

DM1_CRX_PTX_P0

DM1_CRX_PTX_N0

K37

DDI1_HTX_TBXX_P0

DDI1_HTX_TBXX_N0

J35

DDI1_HTX_TBXX_P1

DDI1_HTX_TBXX_N1

H37

DDI1_HTX_TBXX_P2

DDI1_HTX_TBXX_N2

H36

DDI1_HTX_TBXX_P3

DDI1_HTX_TBXX_N3

J37

DDI1_HTX_TBXX_P0

DDI1_HTX_TBXX_N0

J38

DDI1_HTX_TBXX_P1

DDI1_HTX_TBXX_N1

J39

DDI1_HTX_TBXX_P2

DDI1_HTX_TBXX_N2

J40

DDI1_HTX_TBXX_P3

DDI1_HTX_TBXX_N3

J41

DDI1_HTX_TBXX_P0

DDI1_HTX_TBXX_N0

J42

DDI1_HTX_TBXX_P1

DDI1_HTX_TBXX_N1

J43

DDI1_HTX_TBXX_P2

DDI1_HTX_TBXX_N2

J44

DDI1_HTX_TBXX_P3

DDI1_HTX_TBXX_N3

J45

DDI1_HTX_TBXX_P0

DDI1_HTX_TBXX_N0

J46

DDI1_HTX_TBXX_P1

DDI1_HTX_TBXX_N1

J47

DDI1_HTX_TBXX_P2

DDI1_HTX_TBXX_N2

J48

DDI1_HTX_TBXX_P3

DDI1_HTX_TBXX_N3

J49

DDI1_HTX_TBXX_P0

DDI1_HTX_TBXX_N0

J50

DDI1_HTX_TBXX_P1

DDI1_HTX_TBXX_N1

J51

DDI1_HTX_TBXX_P2

DDI1_HTX_TBXX_N2

J52

DDI1_HTX_TBXX_P3

DDI1_HTX_TBXX_N3

J53

DDI1_HTX_TBXX_P0

DDI1_HTX_TBXX_N0

J54

DDI1_HTX_TBXX_P1

DDI1_HTX_TBXX_N1

J55

DDI1_HTX_TBXX_P2

DDI1_HTX_TBXX_N2

J56

DDI1_HTX_TBXX_P3

DDI1_HTX_TBXX_N3

J57

DDI1_HTX_TBXX_P0

DDI1_HTX_TBXX_N0

J58

DDI1_HTX_TBXX_P1

DDI1_HTX_TBXX_N1

J59

DDI1_HTX_TBXX_P2

DDI1_HTX_TBXX_N2

J60

DDI1_HTX_TBXX_P3

DDI1_HTX_TBXX_N3

J61

DDI1_HTX_TBXX_P0

DDI1_HTX_TBXX_N0

J62

DDI1_HTX_TBXX_P1

DDI1_HTX_TBXX_N1

J63

DDI1_HTX_TBXX_P2

DDI1_HTX_TBXX_N2

J64

DDI1_HTX_TBXX_P3

DDI1_HTX_TBXX_N3

J65

DDI1_HTX_TBXX_P0

DDI1_HTX_TBXX_N0

J66

DDI1_HTX_TBXX_P1

DDI1_HTX_TBXX_N1

J67

DDI1_HTX_TBXX_P2

DDI1_HTX_TBXX_N2

J68

DDI1_HTX_TBXX_P3

DDI1_HTX_TBXX_N3

J69

DDI1_HTX_TBXX_P0

DDI1_HTX_TBXX_N0

J70

DDI1_HTX_TBXX_P1

DDI1_HTX_TBXX_N1

J71

DDI1_HTX_TBXX_P2

DDI1_HTX_TBXX_N2

J72

DDI1_HTX_TBXX_P3

DDI1_HTX_TBXX_N3

J73

DDI1_HTX_TBXX_P0

DDI1_HTX_TBXX_N0

J74

DDI1_HTX_TBXX_P1

DDI1_HTX_TBXX_N1

J75

DDI1_HTX_TBXX_P2

DDI1_HTX_TBXX_N2

J76

DDI1_HTX_TBXX_P3

DDI1_HTX_TBXX_N3

J77

DDI1_HTX_TBXX_P0

DDI1_HTX_TBXX_N0

J78

DDI1_HTX_TBXX_P1

DDI1_HTX_TBXX_N1

J79

DDI1_HTX_TBXX_P2

DDI1_HTX_TBXX_N2

J80

DDI1_HTX_TBXX_P3

DDI1_HTX_TBXX_N3

J81

DDI1_HTX_TBXX_P0

DDI1_HTX_TBXX_N0

J82

DDI1_HTX_TBXX_P1

DDI1_HTX_TBXX_N1

J83

DDI1_HTX_TBXX_P2

DDI1_HTX_TBXX_N2

J84

DDI1_HTX_TBXX_P3

DDI1_HTX_TBXX_N3

J85

DDI1_HTX_TBXX_P0

DDI1_HTX_TBXX_N0

J86

DDI1_HTX_TBXX_P1

DDI1_HTX_TBXX_N1

J87

DDI1_HTX_TBXX_P2

DDI1_HTX_TBXX_N2

J88

DDI1_HTX_TBXX_P3

DDI1_HTX_TBXX_N3

J89

DDI1_HTX_TBXX_P0

DDI1_HTX_TBXX_N0

J90

DDI1_HTX_TBXX_P1

DDI1_HTX_TBXX_N1

J91

DDI1_HTX_TBXX_P2

DDI1_HTX_TBXX_N2

J92

DDI1_HTX_TBXX_P3

DDI1_HTX_TBXX_N3

J93

DDI1_HTX_TBXX_P0

DDI1_HTX_TBXX_N0

J94

DDI1_HTX_TBXX_P1

DDI1_HTX_TBXX_N1

J95

DDI1_HTX_TBXX_P2

DDI1_HTX_TBXX_N2

J96

DDI1_HTX_TBXX_P3

DDI1_HTX_TBXX_N3

J97

DDI1_HTX_TBXX_P0

DDI1_HTX_TBXX_N0

J98

DDI1_HTX_TBXX_P1

DDI1_HTX_TBXX_N1

J99

DDI1_HTX_TBXX_P2

DDI1_HTX_TBXX_N2

J100

DDI1_HTX_TBXX_P3

DDI1_HTX_TBXX_N3

J101

DDI1_HTX_TBXX_P0

DDI1_HTX_TBXX_N0

J102

DDI1_HTX_TBXX_P1

DDI1_HTX_TBXX_N1

J103

DDI1_HTX_TBXX_P2

DDI1_HTX_TBXX_N2

J104

DDI1_HTX_TBXX_P3

DDI1_HTX_TBXX_N3

J105

DDI1_HTX_TBXX_P0

DDI1_HTX_TBXX_N0

J106

DDI1_HTX_TBXX_P1

DDI1_HTX_TBXX_N1

J107

DDI1_HTX_TBXX_P2

DDI1_HTX_TBXX_N2

J108

DDI1_HTX_TBXX_P3

DDI1_HTX_TBXX_N3

J109

DDI1_HTX_TBXX_P0

DDI1_HTX_TBXX_N0

J110

DDI1_HTX_TBXX_P1

DDI1_HTX_TBXX_N1

J111

DDI1_HTX_TBXX_P2

DDI1_HTX_TBXX_N2

J112

DDI1_HTX_TBXX_P3

DDI1_HTX_TBXX_N3

J113

DDI1_HTX_TBXX_P0

DDI1_HTX_TBXX_N0

J114

DDI1_HTX_TBXX_P1

DDI1_HTX_TBXX_N1

J115

DDI1_HTX_TBXX_P2

DDI1_HTX_TBXX_N2

J116

DDI1_HTX_TBXX_P3

DDI1_HTX_TBXX_N3

J117

DDI1_HTX_TBXX_P0

DDI1_HTX_TBXX_N0

J118

DDI1_HTX_TBXX_P1

DDI1_HTX_TBXX_N1

J119

DDI1_HTX_TBXX_P2

DDI1_HTX_TBXX_N2

J120

DDI1_HTX_TBXX_P3

DDI1_HTX_TBXX_N3

J121

DDI1_HTX_TBXX_P0

DDI1_HTX_TBXX_N0


J122

DDI1_HTX_TBXX_P1

DDI1_HTX_TBXX_N1

J123

DDI1_HTX_TBXX_P2




Rev	0.1(X00)

CFG Straps for Processor


Stall reset sequence after CPU PLL lock until de-asserted	
CFG0	* 1 = (Default) Normal Operation; No stall. 0 = Stall.



PCI EXPRESS STATIC LANE REVERSAL FOR ALL PEG PORTS	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed









Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port * 0 : Enabled; An external Display Port device is connected to the Embedded Display Port



PCIe Port Bifurcation Straps	
CFG6[6:5]	* 11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled





PEG DEFER TRAINING	
CFG7	* 1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	PROCESSOR(6/7) PWR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	
				Date	Thursday, August 18, 2016
				Sheet	11 of 70

Vinafix.com




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR(2/7) PM,XDP,CLK
Size	Custom	Document Number		Rev
Date	Thursday, August 18, 2016	Sheet	12	of 70



The diagram shows a 5V voltage divider circuit. It consists of a 5V DC source connected to a series of four 100k resistors (CD15, CD14, CD3, CD12). The output voltage is taken from the node between the first and second resistors. A 0.000001F capacitor (CD15) is connected in parallel with the first resistor. A 0.000001F capacitor (CD14) is connected in parallel with the second resistor. A 0.000001F capacitor (CD3) is connected in parallel with the third resistor. A 0.000001F capacitor (CD12) is connected in parallel with the fourth resistor. The output voltage is measured across the first resistor.

The diagram shows a parallel circuit with two capacitors, CD16 and CD17, connected between a +5V supply and ground. Capacitor CD16 has a value of 0.1uF and a tolerance of +/-10%. Capacitor CD17 has a value of 2.2uF and a tolerance of +/-5%. The capacitors are connected in parallel, with their positive terminals to the +5V supply and their negative terminals to ground.

The diagram shows three horizontal lines representing signals: DIMM_CHA_SA2, DIMM_CHA_SA1, and DIMM_CHA_SA0. These lines are connected to a common ground symbol on the right. The connection points are marked with small circles on the signal lines and a triangle on the ground line.



A circuit diagram showing a 0.1uF capacitor (labeled CD96) connected between a +V DDR REFA supply line and ground. The capacitor is represented by two parallel lines, with the value '0.1uF' and part number 'CD96' written vertically next to it. The top terminal is connected to the +V DDR REFA line, and the bottom terminal is connected to a ground symbol.







Security Classification	Compal Secret Data		Compal Electronics, Inc. DDRIII DIMMA	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title DDRIII DIMMA Document Number LA-D991P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. NO PART OF THIS INFORMATION MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.			Rev 0.100	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. NO PART OF THIS INFORMATION MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.			Date: Thursday, August 18, 2016 Sheet 14 of 70	

Vinafix.com



FOR DEVELOPMENT ONLY

ONLY

RTC CRYSTAL




GPU - N16P-GX




SPI ROM FOR ME (16MByte)

PCH

EC







Security Classification		Compal Secret Data		Title	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (2/8) SMBUS, CLK, SPI, LPC	
Sheet		Document Number		Rev	
LA-D991P		0.1/000			
Date:		Thursday, August 18, 2016		Sheet	
17		of		70	



Vinafix.com

Close to PCH



Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH




Close to PCH

Close to PCH

Close to PCH

Close to PCH

Close to PCH





Service Mode Switch:
Add a switch to ME_FWP signal to unlock the ME region and allow the entire region of the SPI flash to be updated using PPT.

ME_FWP_PCH has internal 20K PD.

FLASH DESCRIPTOR SECURITY OVERRIDE

Disable ME Protect (ME can be updated) ----> Pin1 & Pin2 short

Enable ME Protect (ME cannot be updated) --> Pin3 & Pin2 short(Default position)



Top Swap Override (Internal PD)

HIGH	LOW(DEFAULT)	ENABLE	DISABLE
------	--------------	--------	---------

TLS CONFIDENTIALITY

HIGH	LOW(DEFAULT)	vPRO	non-vPRO
------	--------------	------	----------

EC interface



HIGH	LOW(DEFAULT)	ESPI	LPC
------	--------------	------	-----



PCHHOT#

HIGH	LOW(DEFAULT)	Enable	Disable
------	--------------	--------	---------



Reserve for EMI

Reserve for RF please close to UH1








SYSTEM ID	
HIGH	14" & N16P_GT
LOW	15" & N16P_GX



Boot BIOS Strap Bit (internal PD)	
HIGH	LPC
LOW(DEFAULT)	SPI



NO REBOOT mode (internal PD)	
HIGH	ENABLE
LOW(DEFAULT)	DISABLE



FinalX.com

FOY

D

W=78mils
W=71mils
W=41mils

Internal Thermal Sensor




300 ohm (ESR=0.2) Bead


Under GPU (below 150mils)


CV72 under GPU
CV73 near GPU

[7] PEG_HTX_C_GRPX_P0_15]	>>	PEG_HTX_C_GRPX_P0_15]
[7] PEG_HTX_C_GRPX_N0_15]	>>	PEG_HTX_C_GRPX_N0_15]
[7] PEG_HTX_C_GRPX_P0_15]	>>	PEG_HTX_C_GRPX_P0_15]
[7] PEG_HTX_C_GRPX_N0_15]	>>	PEG_HTX_C_GRPX_N0_15]
[7] PEG_HTX_C_GRPX_P0_15]	>>	PEG_HTX_C_GRPX_P0_15]
[7] PEG_HTX_C_GRPX_N0_15]	>>	PEG_HTX_C_GRPX_N0_15]

PEG GTX C HRX P0	CV531	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX P0
PEG GTX C HRX N0	CV532	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX N0
PEG GTX C HRX P1	CV533	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX P1
PEG GTX C HRX N1	CV534	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX N1
PEG GTX C HRX P2	CV535	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX P2
PEG GTX C HRX N2	CV536	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX N2
PEG GTX C HRX P3	CV537	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX P3
PEG GTX C HRX N3	CV538	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX N3
PEG GTX C HRX P4	CV539	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX P4
PEG GTX C HRX N4	CV540	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX N4
PEG GTX C HRX P5	CV541	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX P5
PEG GTX C HRX N5	CV542	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX N5
PEG GTX C HRX P6	CV543	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX P6
PEG GTX C HRX N6	CV544	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX N6
PEG GTX C HRX P7	CV545	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX P7
PEG GTX C HRX N7	CV546	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX N7
PEG GTX C HRX P8	CV547	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX P8
PEG GTX C HRX N8	CV548	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX N8
PEG GTX C HRX P9	CV550	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX P9
PEG GTX C HRX N9	CV551	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX N9
PEG GTX C HRX P10	CV552	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX P10
PEG GTX C HRX N10	CV557	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX N10
PEG GTX C HRX P11	CV558	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX P11
PEG GTX C HRX N11	CV559	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX N11
PEG GTX C HRX P12	CV560	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX P12
PEG GTX C HRX N12	CV561	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX N12
PEG GTX C HRX P13	CV562	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX P13
PEG GTX C HRX N13	CV563	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX N13
PEG GTX C HRX P14	CV564	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX P14
PEG GTX C HRX N14	CV565	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX N14
PEG GTX C HRX P15	CV566	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX P15
PEG GTX C HRX N15	CV567	2	1	0.22u	0.201	6.3V6M	PEG GTX HRX N15









Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2013/09/09	Deciphered Date	2014/09/09	Title	N16P MEM Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-A302P	
				Date:	Thursday, August 18, 2016	Sheet

Memory Partition A - Lower 32 bits





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/09/09	Deciphered Date	2014/09/09	Title	N16P GDDR5 A
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-A302P
				Date	Thursday, August 18, 2016
				Sheet	28 of 70

Memory Partition A - Lower 32 bits



Security Classification	Compel Secret Data			Title	
Issued Date	2013/09/09	Deciphered Date	2014/09/09	N16P GDDR5 B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS INFORMATION SHALL NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY ANY PARTY. ELECTRONIC OR MECHANICAL REPRODUCTION OR TRANSMISSION OF ANY INFORMATION CONTAINED HEREIN OR BY DISCLOSURE TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-A302P	
				Date:	Thursday, August 18, 2016
				Sheet	29 of 70



4Gb G5	Vendor PN	Die Revision	Strap
Hynix	H5GC4H24AJR- R0C	A-die	0x6
Micron	EDW4032BABG- 70-F	A-die	0x4
8Gb G5	Vendor PN	Die Revision	Strap
Samsung	K4G80325FB- HC28	B-die	0x8
Micron	MT51J256M32HF- 70:A	A-die	0x9


Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111



Table 15-3. GB2B-64, GB4B-128 and GB3B-256 Multi-level Mode Strapping

Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEVID_SEL	RCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Stuff 49.9 kΩ pull-up.			
STRAP1	Keep foot print for pull-up to 3V3_AON and pull-down to GND.			
STRAP2	Do not stuff.			
STRAP3				
STRAP4				


+3.3V_GFX_RUN



+3VALW to +3.3V_GFX_AON




GPU Power Up Power Rail Sequence




GPU Power Down Sequence




GPU Power Up Sub-system Sequence



GPU Power Down Sub-system Sequence



Discharge



+5VALW to +5VS
+3VALW to +3VS

[18,33,34,39,48,49,57,59]

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

SIO_SLP_S3#

Close UZ1

Close UZ1

+VCCST Load Switch

eDP & Camera Load Switch

[48] LCD_VCC_TEST_EN

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH

[16] ENVDD_PCH



[16] ENVDD_PCH

[16] ENVDD_PCH


[16] ENVDD_PCH

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-D991P
				Date
				Thursday, August 18, 2016
				Sheet
				32 of 70
				Rev
				0.1/000


+1.2V_DDR Enable



+VCCSTG Load Switch




+VCCPLL_OC Load Switch



Security Classification	Compal Secret Data	Title	Compal Electronics, Inc.
Issued Date	2011/08/25	Deciphered Date	2012/07/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	Document Number
		Date	Thursday, August 18, 2016
		Sheet	33 of 70
		Rev	0.1/000

CCD +DMIC Conn.




EDP_AUXP

CY552 1 2 0.1U 0402 10V9K EDP_AUXN C RV549 1 0 0 0.0402 5% EDP_AUXP C

CY551 1 2 0.1U 0402 10V9K EDP_AUXN C RV552 1 0 0 0.0402 5% EDP_AUXN C

A00.01



Vinafix.com

FOR DEVI









ONLY

ONLY


ONLY

Place close to JHDMI1


Place between ESD and CM-Choke




HDMI conn



For EMI Reserve




Security Classification		Compal Secret Data		Title	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	HDMI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1/000
				Date:	Thursday, August 18, 2016
				Sheet	36 of 70



Main Func = Audio


Layout Note:
Speaker trace width >40mil @ 2W4ohm speaker power

Speaker



CONN Pin	Net name
Pin1	SPK_R+
Pin2	SPK_R-
Pin3	SPK_L+
Pin4	SPK_L-

Universal Jack (Moved to I/O Board)




Layout Note:
Close to HDA27




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/07/15	Deciphered Date	2016/07/31	Title	SPKR/JACK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-D991P	0.1(400)
				Date:	Thursday, August 18, 2016	Sheet 38 of 70


Subwoofer AMP




Connector for Keyboard




Connector for Keyboard Backlight



Fuse for Backlight




Touch pad




RTC Battery non- Charge Function

RTC Battery +RTCBATT




PWM FAN





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	FAN/TP/KB/PWR SW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-D991P	0.1(X00)
Date: Thursday, August 18, 2016		Sheet 41 of 70			

Vinafix.com

Fintek thermal sensor
placed TOP near between GPU & CPU




REMOTE1,2 (+/-) :
Trace width/space:10/10 mil
Trace length:<8"




Security Classification				Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Title		Thermal Sensor		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev		
					LA-D991P	0.10(00)		
				Date:	Thursday, August 18, 2016	Sheet	42	of 70


M.2 Slot-A Key-A (WLAN + BT)



Reserve for EMI







Reserve for NGFF Debug Card




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				NGFF
Size	C	Document Number	LA-D991P	Rev
Date:	Thursday, August 18, 2016	Sheet	43	of 70

M.2 Slot-C Key-M (SSD)

**HDD CONN**

Place near HDD CONN (JHDD1)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	SSD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-D991P
				Date:	Thursday, August 18, 2016
				Sheet	44 of 70


USB Powershare




Device Control Pins				Flow Line Condition
CTL1	CTL2	CTL3	ILIM_SEL	
0	1	1	X	DCP AUTO
1	1	1	0	SDP
1	1	1	1	CDP

Suspend mode	CTL1 = 0 : Enable Power Share DCP mode in Suspend mode
	CTL1 = 1 : Disable Power Share in Suspend mode (For Support USB wake)
S0 mode	ILIM_SEL = 0 : SDP mode (0.9A by ILIM_L0 setting)
	ILIM_SEL = 1 : CDP mode (STATUS# trigger by ILIM_HI =2.2A)




USB3.0 / USB2.0 Port1










The schematic diagram illustrates the electrical connection between a USB2 module and a JUS82 connector. The USB2 module is shown with a 5V_CHGUSB_2 supply line, a USB2 connector with pins for D- and D+ (USB2 R D- and R D+), and a USB3 connector with pins for D- and D+ (USB3RN2 D- and R D+, USB3RP2 D+ and D-). The module is connected to the JUS82 connector, which has pins for VBUS, D-, D+, GND, SDA-SSRX+, SDA-SSRX- GND, GND-DRAIN, SDA-SSTX+, SDA-SSTX- GND, and SDA-SSTX+ GND. The module is labeled LOTES_USB0015-P002A and CONN_@.

Rev	0.10000
-----	---------




These caps close to Pin 17,18/ 13,14









LED Board Connector




I/O & APS & UART CONN




TO PWR BOARD



Power Button & LED (Reserve)



Screw Hole








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2011/08/25		Deciphered Date	
				2012/07/25	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				TPM/BTB conn.	
				Size	
				Document Number	
				LA-D991P	
				Date: Tuesday, November 01, 2016	
				Sheet 49 of 70	

MODEL NAME : BCV00/ BCV10
PCB NO : LA-D991P

Bom Structure


Vinafix.com



Vinafix.com


FOR DE11
review
ONLY

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/10	Deciphered Date	2014/05/01	Title	NOTE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-D991P	0.1000
Date: Thursday, August 18, 2016		Sheet 51 of 70			




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Thursday, August 18, 2016
				Sheet	52 of 70
				Rev	0.1(000)

When CMPIN> Vref(2.3V/1.3V)
CMPOUT=floating




ENG0012879 Circuit-1
Delay Adapter OC H_PROCHOT# 2ms while
Hybrid power transition




Erp lot 6 circuit


Rest of support elements (37.1)




Ref ENG0012879 Circuit-2
HW Asserts H_PROCHOT# when ac adapter
is being unplugged and keep low for 10ms
until SW prochot# is issued by EC



Ref ENG0012879 Circuit-4
HW Asserts H_PROCHOT# when battery
is being unplugged and keep low for 10ms
until SW prochot# is issued by EC




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/11/05	Deciphered Date	2015/11/05	Title	PWR 3.3VALWP/5VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1(X)00
				Document Number	
Date: Thursday, August 18, 2016				Sheet	56 of 70




Only


Confidential Secret Data	
Deciphered Date	2013/

Rev	0.1(X00)
-----	----------




Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/02	Deciphered Date	2013/10/28	PWR VCCIO 0.95V(SY8286)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				1A-D991P	Rev 0.1(000)
				Date: Thursday, August 18, 2016	Sheet 59 of 70






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/02	Deciphered Date	2013/10/28	Title	PWR +1.35VDGPU(TPS51212)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	LA-D991P
				Rev	0.1(00)
				Date:	Thursday, August 18, 2016
				Sheet	61 of 70



VGA_CORE controller(43.1), Support component(43.2)
VGA_CORE Drivers (43.3), GPU Core Output CAP (43.9)


Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2011/06/02	Deciphered Date	2013/10/28	PWR +1.35VDGPU(TPSS51212)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF THE SAME. THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	LA-D991P	01/00
			2011	15	25 of 30


PROG sets (Base on FNTBD.6 July 25, 2014)
 PROG1 Vboot :0V
 slew rate :30 mV/us
 PROG2 IMAX VR A :70A
 PROG3 IMAX VR A :55A
 DROOP VR GT :Active
 PROG4 DROOP VR A :Active
 DROOP VR SA :Active
 VR A and VR GT SWITCHING FREQUENCY:583 (kHz)
 PROG5 VR SA IMAX(A) :12A
 VR SA SWITCHING FREQUENCY :450 (kHz)



CPU_Vcore controller(36.1), Drivers(36.2), Support component(36.3)
 Acoustic Noise B+ Bulk CAP(37.2)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/02	Deciphered Date	2013/10/28	Docu ID	PWR-VCORE_ISL95829
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu No	LA-D991P
				Date	Tuesday, August 18, 2015
				Sheet	63 of 70





VCC CORE output CAP(36.4), VCC GT output CAP(36.5),
VCC SA output CAP(36.6)

+VCCGT
470UF*2
47UF*9
22UF*26
1UF*6
1UF*15


+VCC CORE
470UF*2
22UF*15
220UF*1
1UF*6
1UF*15

+VCCSA
47UF*3
22UF*9
1UF*2

Security Classification		Compul Secret Data	
Issued Date	2011/06/02	Deciphered Date	2013/10/28
THIS SHEET OF ENGINEERING DRAWING IS THE PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.			
3		2	
Date:		Date:	
THURSDAY, JUNE 18, 2016		Sheet 66 of 70	
Title			
PWR PROCESSOR DECOUPLING			
Docuement Number		REV	
LA-D991P		0.1.0	

2.5V_MEM controller(35.13), Support component(35.14)

```
+2.5V_MEM
TDC 0.63A
Peak Current 0.9A
OCP Current 3.5A
```



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +2.5V MEM		
				Size	Document Number	Rev
					LA-D991P	0.1 (X00)
				Date:	Thursday, August 18, 2016	Sheet 67 of 70

5					4					3					2					1				
D																								
C																								
B																								
A																								
Title																								
Size A Document Number <Doc> Rev 0.1(X00)																								
Date: Thursday, August 18, 2016 Sheet 68 of 70																								

Vinafix.com

FOR DELL
review
ONLY



Page 1

[illegible]

5					4					3					2					1				
D																								
C																								
B																								
A																								
Title																								
Size A Document Number Rev																								
Date: Thursday, August 18, 2016 Sheet 70 of 70																								

Vinafix.com

FOR DE11
review
ONLY

